a pixel electrode formed over the leveling film,

wherein said semiconductor island of p-channel thin film transistor has a hole mobility in the range of 10 cm<sup>2</sup>/V·sec or more and said semiconductor island of n-channel thin film transistor has an electron mobility in the range of 15 cm<sup>2</sup>/V·sec or more, and

wherein each of said semiconductor islands has a thickness in the range of 5000 Å or less, and

wherein the crystalline semiconductor islands of the thin film transistors of the pixel portion and the driver circuit portion are formed by a same process simultaneously.

- 22. (Twice Amended) A semiconductor circuit having a pixel portion and a shift register, said shift register including at least one pair of complementary p-channel and n-channel thin film transistors, and said pixel portion including at least one thin film transistor, each of said transistors comprising:
- a crystalline semiconductor island on an insulating surface, said semiconductor island having source and drain regions and a channel region;
  - a gate insulating film adjacent to at least said channel region;
  - a gate electrode adjacent to said gate insulating film;
- a leveling film covering each of said thin film transistors in both of the pixel portion and the shift register; and
  - a pixel electrode formed over the leveling film,

wherein said semiconductor island of p-channel thin film transistor has a hole mobility in the range of 10 cm<sup>2</sup>/V·sec or more and said semiconductor island of n-channel thin film transistor has an electron mobility in the range of 15 cm<sup>2</sup>/V·sec or more, and

wherein each of said semiconductor islands has a thickness in the range of 5000 Å or less, and

wherein the crystalline semiconductor islands of the thin film transistors of the pixel portion and the shift register are formed by a same process simultaneously.

- 23. (Twice Amended) A semiconductor circuit having a pixel portion and an inverter, said inverter including at least one pair of complementary p-channel and n-channel thin film transistors, and said pixel portion including at least one thin film transistor, each of said transistors comprising:
- a crystalline semiconductor island on an insulating surface, said semiconductor island having source and drain regions and a channel region;
  - a gate insulating film adjacent to at least said channel region;
  - a gate electrode adjacent to said gate insulating film;
- a leveling film covering each of said thin film transistors in both of the pixel portion and the inverter; and
  - a pixel electrode formed over the leveling film,

wherein said semiconductor island of p-channel thin film transistor has a hole mobility in the range of 10 cm<sup>2</sup>/V sec or more and said semiconductor island of n-channel thin film transistor has an electron mobility in the range of 15 cm<sup>2</sup>/V sec or more, and

wherein each of said semiconductor islands has a thickness in the range of 5000 Å or less, and

wherein the crystalline semiconductor islands of the thin film transistors of the pixel portion and the inverter are formed by a same process simultaneously.

- 24. (Twice Amended) A semiconductor circuit having a pixel portion and a clocked inverter, said clocked inverter including at least one pair of complementary p-channel and n-channel thin film transistors, and said pixel portion including at least one thin film transistor, each of said transistors comprising:
- a crystalline semiconductor island on an insulating surface, said semiconductor island having source and drain regions and a channel region;
  - a gate insulating film adjacent to at least said channel region;
  - a gate electrode adjacent to said gate insulating film;
- a leveling film covering each of said thin film transistors in both of the pixel portion and the clocked inverter; and
  - a pixel electrode formed over the leveling film,

wherein said semiconductor island of p-channel thin film transistor has a hole mobility in the range of 10 cm<sup>2</sup>/V·sec or more and said semiconductor island of n-channel thin film transistor has an electron mobility in the range of 15 cm<sup>2</sup>/V·sec or more, and

wherein each of said semiconductor islands has a thickness in the range of 5000 Å or less, and

wherein the crystalline semiconductor islands of the thin film transistors of the pixel portion and the clocked inverter are formed by a same process simultaneously.

- 25. (Twice Amended) An active matrix display device having a pixel portion and a driver circuit portion, said driver circuit portion including at least one pair of complementary p-channel and n-channel thin film transistors, and said pixel portion including at least one thin film transistor, each of said transistors comprising:
- a crystalline semiconductor island on an insulating surface, said semiconductor island having source and drain regions and a channel region;
- a gate insulating film adjacent to at least said channel region; and a gate electrode adjacent to said gate insulating film;
- a leveling film covering each of said thin film transistors in both of the pixel portion and a part of the driver circuit portion; and
  - a pixel electrode formed over the leveling film,

wherein said semiconductor island of p-channel thin film transistor has a hole mobility in the range of 10 cm<sup>2</sup>/V·sec or more and said semiconductor island of n-channel thin film transistor has an electron mobility in the range of 15 cm<sup>2</sup>/V·sec or more, and

wherein each of said semiconductor islands has a thickness in the range of 5000 Å or less, and

wherein a laser Raman spectroscopy of the crystalline semiconductor islands of the thin film transistors of the pixel portion and the driver circuit portion exhibits a peak shifted to a lower frequency side as compared with a peak of single crystal silicon. 26. (Twice Amended) A semiconductor circuit having a pixel portion and a shift register, said shift register including at least one pair of complementary p-channel and n-channel thin film transistors, and said pixel portion including at least one thin film transistor, each of said transistors comprising:

- 5 -

- a crystalline semiconductor island on an insulating surface, said semiconductor island having source and drain regions and a channel region;
  - a gate insulating film adjacent to at least said channel region;
  - a gate electrode adjacent to said gate insulating film;
- a leveling film covering each of said thin film transistors in both of the pixel portion and in the shift register; and
  - a pixel electrode formed over the leveling film,

wherein said semiconductor island of p-channel thin film transistor has a hole mobility in the range of 10 cm<sup>2</sup>/V·sec or more and said semiconductor island of n-channel thin film transistor has an electron mobility in the range of 15 cm<sup>2</sup>/V·sec or more, and

wherein each of said semiconductor islands has a thickness in the range of 5000 Å or less, and

wherein the crystalline semiconductor islands of the thin film transistors of the pixel portion and the shift register are formed by a same process simultaneously.

- 27. (Twice Amended) A semiconductor circuit having a pixel portion and an inverter, said inverter including at least one pair of complementary p-channel and n-channel thin film transistors, and said pixel portion including at least one thin film transistor, each of said transistors comprising:
- a crystalline semiconductor island on an insulating surface, said semiconductor island having source and drain regions and a channel region;
  - a gate insulating film adjacent to at least said channel region;
  - a gate electrode adjacent to said gate insulating film;
- a leveling film covering each of said thin film transistors in both of the pixel portion and the inverter; and
  - a pixel electrode formed over the leveling film,

- 6 -

wherein said semiconductor island of p-channel thin film transistor has a hole mobility in the range of 10 cm2/V-sec or more and said semiconductor island of n-channel thin film transistor has an electron mobility in the range of 15 cm2/V-sec or more, and

wherein each of said semiconductor islands has a thickness in the range of 5000 Å or less, and

wherein the crystalline semiconductor islands of the thin film transistors of the pixel portion and the inverter are formed by a same process simultaneously .

- 28. (Twice Amended) A semiconductor circuit having a pixel portion and a clocked inverter, said clocked inverter including at least one pair of complementary p-channel and n-channel thin film transistors, and said pixel portion including at least one thin film transistor, each of said transistors comprising:
- a crystalline semiconductor island on an insulating surface, said semiconductor island having source and drain regions and a channel region;
  - a gate insulating film adjacent to at least said channel region;
  - a gate electrode adjacent to said gate insulating film;
- a leveling film covering each of said thin film transistors in both of the pixel portion and the clocked inverter; and
  - a pixel electrode formed over the leveling film,

wherein said semiconductor island of p-channel thin film transistor has a hole mobility in the range of 10 cm<sup>2</sup>/V·sec or more and said semiconductor island of n-channel thin film transistor has an electron mobility in the range of 15 cm<sup>2</sup>/V·sec or more, wherein each of said semiconductor islands has a thickness in the range of 5000 Å or less, and

wherein the crystalline semiconductor islands of the thin film transistors of the pixel portion and the clocked inverter are formed by a same process simultaneously.

29. (Twice Amended) An active matrix display device having a pixel portion and a driver circuit portion, said driver circuit portion including at least one pair of

complementary p-channel and n-channel thin film transistors, and said pixel portion including at least one thin film transistor, each of said transistors comprising:

- a crystalline semiconductor island on an insulating surface, said semiconductor island having source and drain regions and a channel region;
  - a gate insulating film adjacent to at least said channel region;
  - a gate electrode adjacent to said gate insulating film;
- a leveling film covering each of said p-channel and n-channel thin film transistors in both of the pixel portion and a part of the driver circuit portion; and
  - a pixel electrode formed over the leveling film,

wherein each of said semiconductor islands has a thickness in the range of 5000 Å or less, and

wherein each of said semiconductor islands comprises oxygen at a concentration not higher than 7x10<sup>19</sup> cm<sup>-3</sup>.

- 30. (Twice Amended) A semiconductor circuit having a pixel portion and a shift register, said shift register including at least one pair of complementary p-channel and n-channel thin film transistors, and said pixel portion including at least one thin film transistor, each of said transistors comprising:
- a crystalline semiconductor island on an insulating surface, said semiconductor island having source and drain regions and a channel region;
  - a gate insulating film adjacent to at least said channel region;
  - a gate electrode adjacent to said gate insulating film;
- a leveling film covering each of said thin film transistors in both of the pixel portion and the shift register; and
  - a pixel electrode formed over the leveling film,

wherein each of said semiconductor islands has a thickness in the range of 5000 Å or less, and

wherein each of said semiconductor islands comprises oxygen at a concentration not higher than  $7x10^{19}$  cm<sup>-3</sup>.

- 8 -
- 31. (Twice Amended) A semiconductor circuit having a pixel portion and an inverter, said inverter including at least one pair of complementary p-channel and n-channel thin film transistors, and said pixel portion including at least one thin film transistor, each of said transistors comprising:
- a crystalline semiconductor island on an insulating surface, said semiconductor island having source and drain regions and a channel region;
  - a gate insulating film adjacent to at least said channel region;
  - a gate electrode adjacent to said gate insulating film;
- a leveling film covering each of said thin film transistors in both of the pixel portion and the inverter; and
  - a pixel electrode formed over the leveling film,
- wherein each of said semiconductor islands has a thickness in the range of 5000 Å or less, and

wherein each of said semiconductor islands comprises oxygen at a concentration not higher than  $7x10^{19}$  cm<sup>-3</sup>.

- 32. (Twice Amended) A semiconductor circuit having a pixel portion and a clocked inverter, said clocked inverter including at least one pair of complementary p-channel and n-channel thin film transistors, and said pixel portion including at least one thin film transistor, each of said transistors comprising:
- a crystalline semiconductor island on an insulating surface, said semiconductor island having source and drain regions and a channel region;
  - a gate insulating film adjacent to at least said channel region;
  - a gate electrode adjacent to said gate insulating film;
- a leveling film covering each of said thin film transistors in both of the pixel portion and the clocked inverter; and
  - a pixel electrode formed over the leveling film,

wherein each of said semiconductor islands has a thickness in the range of 5000 Å or less, and

wherein each of said semiconductor islands comprises oxygen at a concentration not higher than 7x10<sup>19</sup> cm<sup>-3</sup>.

- 9 -
- 33. (Amended) A semiconductor device according to any one of claims 22-24, 26-28, and 30-32 wherein said semiconductor is silicon.
- 34. (Amended) A semiconductor device according to any one of claims 22-24, 26-28, and 30-32 wherein said gate electrode comprises crystalline silicon doped with phosphorus.
- 35. (Amended) A semiconductor device according to any one of claims 22-24. 26-28, and 30-32 wherein said gate electrode is a multilayer film of crystalline silicon doped with phosphorus and a metal film thereon, said metal comprising at least a material selected from the group consisting of Mo, W, MoSi<sub>2</sub>, and Wsi<sub>2</sub>.
- 36. (Amended) A semiconductor device according to any one of claims 22-24, 26-28, and 30-32 wherein said semiconductor island comprises oxygen at a concentration not higher than 1x10<sup>19</sup> cm<sup>-3</sup>.
- (Amended) A semiconductor device according to any one of claims 22-24, 37. and 30-32 wherein said crystalline semiconductor island exhibits a Raman peak shifted to a lower frequency side from 522 cm<sup>-1</sup>.
- 38. (Amended) A semiconductor device according to claim 34 wherein said phosphorus doped in said crystalline silicon is at a concentration of 1x10<sup>21</sup> to 5x10<sup>21</sup> cm<sup>-3</sup>.
- 39. (Amended) A semiconductor device according to any one of claims 22-24, 26-28, and 30-32 wherein said source and drain regions of n-channel thin film transistor are introduced with phosphorus at a dose of 1x10<sup>15</sup> to 5x10<sup>15</sup> cm<sup>-3</sup>.
- 40. (Amended) A semiconductor device according to any one of claims 22-24. 26-28, and 30-32 wherein said semiconductor island has a thickness of 500-5000 Å.

41. (Twice Amended) An active matrix display device including a pixel portion and a driver circuit portion comprising:

a plurality of pixel electrodes formed on an insulating surface;

a first plurality of thin film transistors being formed in the pixel portion on said insulating surface and being connected to said pixel electrodes;

a second plurality of thin film transistors being formed in the driver circuit portion on said insulating surface, said second plurality of thin film transistors including at least one pair of complementary p-channel and n-channel thin film transistors; and

a leveling film covering both of the first and second plurality of thin film transistors in the pixel portion and a part of the driver circuit portion, wherein said pixel electrodes are formed over the leveling film,

wherein said second plurality of thin film transistors in said driver circuit include channel semiconductor layers having at least one of an electron mobility 15 cm<sup>2</sup>/V·sec or more and a hole mobility of 10 cm<sup>2</sup>/V·sec or more, and

wherein each of said channel semiconductor layers has a thickness of 5000 Å or less.

- 43. (Amended) A device according to claim 41 wherein said semiconductor is silicon.
- 44. (Amended) A device according to claim 41 wherein each of the first and second plurality of said thin film transistors comprises a gate electrode formed over said channel semiconductor layers having a gate insulating film therebetween.
- 48. (Amended) A device according to claim 41 wherein said channel semiconductor layers exhibit a Raman peak shifted to a lower frequency side from 522 cm<sup>-1</sup>.

- 53. (Amended) A device according to any one of claims 21, and 29 wherein said crystalline semiconductor island exhibits a Raman peak shifted to a lower frequency side from 522 cm<sup>-1</sup>.
- 57. (Amended) A semiconductor device according to any one of claims 22-24, 26-28, and 30-32, wherein said leveling film comprises an organic resin.
- 58. (Amended) A semiconductor device according to claim 57, wherein said organic resin is a transparent polyimide resin.
- 59. (Amended) A device according to any one of claims 21, 25, 29, and 41, wherein said leveling film comprises an organic resin.
- 61. (Amended) A semiconductor device according to any one of claims 22-24, 26-28, and 30-32, wherein said semiconductor island of p-channel thin film transistor has a hole mobility in the range of 200 cm<sup>2</sup>/V.sec or less and said semiconductor island of n-channel thin film transistor has a electron mobility in the range of 300 cm<sup>2</sup>/V.sec or less.
- 64. (Amended) A semiconductor device according to any one of the claims 22-24, and 30-32, wherein said n-channel thin film transistor has an approximately same absolute value of a threshold voltage as said p-channel thin film transistor.
- 66. (Amended) A semiconductor device according to claim 35 wherein said phosphorus doped in said crystalline silicon is at a concentration of 1x10<sup>21</sup> to 5x10<sup>21</sup> cm<sup>-3</sup>.

Please add the following new claims 79-90:

79. The active matrix display device according to claim 29 wherein said semiconductor island of p-channel thin film transistor has a hole mobility in the range of - 12 -

10 cm<sup>2</sup>/V·sec or more and said semiconductor island of n-channel thin film transistor has an electron mobility in the range of 15 cm<sup>2</sup>/V·sec or more.

- 80. The active matrix display device according to claim 29 wherein the crystalline semiconductor islands of the thin film transistors of the pixel portion and the driver circuit portion are formed by a same process simultaneously.
- 81. The active matrix display device according to claim 29 wherein a laser Raman spectroscopy of the crystalline semiconductor islands of the thin film transistors of the pixel portion and the driver circuit portion exhibits a peak shifted to a lower frequency side as compared with a peak of single crystal silicon.
- 82. The semiconductor device according to claim 30 wherein said semiconductor island of p-channel thin film transistor has a hole mobility in the range of 10 cm<sup>2</sup>/V sec or more and said semiconductor island of n-channel thin film transistor has an electron mobility in the range of 15 cm<sup>2</sup>/V sec or more.
- 83. The semiconductor device according to claim 30 wherein the crystalline semiconductor islands of the thin film transistors of the pixel portion and the shift register are formed by a same process simultaneously.
- 84. The semiconductor device according to claim 30 wherein a laser Raman spectroscopy of the crystalline semiconductor islands of the thin film transistors of the pixel portion and the shift register exhibits a peak shifted to a lower frequency side as compared with a peak of single crystal silicon.
- 85. The semiconductor device according to claim 31 wherein said semiconductor island of p-channel thin film transistor has a hole mobility in the range of 10 cm<sup>2</sup>/V·sec or more and said semiconductor island of n-channel thin film transistor has an electron mobility in the range of 15 cm<sup>2</sup>/V·sec or more.

Docket No. 0756-2203 Application Serial No. 09/583,087

86. The semiconductor device according to claim 31 wherein the crystalline semiconductor islands of the thin film transistors of the pixel portion and the inverter are formed by a same process simultaneously.

- 13 -

- 87. The semiconductor device according to claim 31 wherein a laser Raman spectroscopy of the crystalline semiconductor islands of the thin film transistors of the pixel portion and the inverter exhibits a peak shifted to a lower frequency side as compared with a peak of single crystal silicon.
- 88. The semiconductor device according to claim 32 wherein said semiconductor island of p-channel thin film transistor has a hole mobility in the range of 10 cm<sup>2</sup>/V·sec or more and said semiconductor island of n-channel thin film transistor has an electron mobility in the range of 15 cm<sup>2</sup>/V·sec or more.
- 89. The semiconductor device according to claim 31 wherein the crystalline semiconductor islands of the thin film transistors of the pixel portion and the clocked inverter are formed by a same process simultaneously.
- 90. The semiconductor device according to claim 31 wherein a laser Raman spectroscopy of the crystalline semiconductor islands of the thin film transistors of the pixel portion and the clocked inverter exhibits a peak shifted to a lower frequency side as compared with a peak of single crystal silicon.--